This is going to be a column that’s divided into three sections. It’s based on a question that a student posed in the EEWeb forums, and he also sent it directly to yours truly. The core of this ...
This CMOS two-input combination NAND/NOR gate is a three-input, fourpin logic gate. A p-channel enhancementtype MOSFET (Q1) and an n-channel enhancement-type MOSFET (Q4) form one complementary ...
The 74ABT00 is a quad 2-input NAND gate. This device is fully specified for partial power down applications using Ioff. The Ioff circuitry disables the output, preventing the potentially damaging ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results