Three New Evaluation Kits for the Popular MachXO, ispMACH 4000ZE and Power Manager II Devices Provide Easy Access to I/O Pins HILLSBORO, OR, Mar 28, 2011 -- Lattice Semiconductor Corporation (NASDAQ: ...
Version 4.0 of the company's ispLEVER design tool suite includes hundreds of enhancements that streamline the design process and boost productivity in applications using FPGAs, CPLDs, and the ...
Claims by rivals that STMicroelectronics may be dropping its planned entry into the programmable logic business are wide of the mark, according to sources within ST. Last month Lattice Semiconductor’s ...
Version 5.1 of the ispLEVER programmable logic design suite adds features that include a FPGA preference flow, enhanced timing-closure and design-fit capabilities, and an IP-delivery infrastructure ...
San Jose-based Altera Corp. today unveiled a program designed to bridge the gap between PLD design and ASIC conversion, offering an alternative to customers who traditionally use PLDs during the ...
Radiation hardened for low-earth orbit and launch applications, the new UT4090 RadHard FPGA features 90,000 usable PLD gates, data path speeds of 200 MHz, embedded SRAM and is targeted for QML Q and T ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results